Introduction
High-voltage devices such as Drain Extended MOS (DEMOS) or lateral DMOS (LDMOS) transistors are widely used in power applications. Since high-voltage device is operated under high V ds and V gs , hot-carrier reliability may become a serious concern. Recently, hotcarrier reliability of n-type DEMOS and LDMOS devices has been studied [1] [2] [3] . However, much less effort is done to address the reliability of p-type high-voltage transistors.
In this paper, hot-carrier reliability in p-type DEMOS devices is investigated. Charge pumping technique and TCAD simulations are performed to clarify the mechanisms of device degradation. Results show that the generation of interface state ( N it ) and negative oxide-trapped charge ( N ot ) are responsible for device degradation. N ot affects device characteristics at the beginning of stressing. N it dominates device degradation as the stress time is longer. Fig. 1 shows schematic cross section of the p-type DEMOS transistor used in this paper. This device is fabricated with a 0.35 m CMOS process. A lightly doped p-type region near the drain is designed as the drift region. The channel region, drift region under poly-gate, and drift region outside poly-gate are indicated as L, L ov , and L p , respectively. The operational voltage of the device is -15.3V for V ds and -12V for V gs . DC stressing under V ds =-23V and various V gs is performed at room temperature with the source and bulk tied to the ground. Linear drain current (I dlin ) is measured under V ds =-0.1V and V gs =-12V. Transconductance maximum (G mmax ) and threshold voltage (V T ) are extracted under V ds =-0.1V. The stress tests are interrupted periodically to measure the shift of device parameters and charge pumping current (I cp ). Fig. 2 shows I g -V gs and I sub -V gs characteristics of the device with L=1 m, L ov =0.2 m, and L p =1 m biased at V ds =-23V. I g peak occurs at V gs =-3V, while two I sub peaks are observed. The 1st I sub peak occurs at V gs =-4.1V and the 2nd peak occurs at V gs =-12V. The 2nd I sub peak is the result of Kirk effect [4] . In our experiment, the stress condition of V gs that causes the most device degradation is V gs =-12V. Small degradation (< 1%) is observed at I g peak and 1st I sub peak stress condition. Thus, we focus on V gs =-12V stress condition in the following analysis. Fig. 3 shows the shift of device parameters under V ds =-23V and V gs =-12V stress. After stressing, |V T | is increased and G mmax is degraded. However, |I dlin | is increased and shows turnaround behavior as the stress time is longer than 5000 s.
Experiments

Results and Discussion
To identify the mechanism of device degradation, I cp of the device in Fig. 3 is measured to evaluate N it and N ot in L and L ov regions [5] . The experimental setup and I cp results are shown in Figs. 4 and 5. The pulse train is applied to gate and bulk is grounded. In Fig. 4 , the base level of gate pulse is fixed at -4V and varies the peak value of gate pulse from -4V to 1V. Drain is floating and source current is monitored as I cp , which can evaluate N it and N ot in L region. In Fig. 5 , the base level of gate pulse is fixed at 0V and varies the peak value of gate pulse from 0V to 12V. Source is floating and drain current is monitored as I cp , which can evaluate N it and N ot in L ov region. As the stress time increases, significant increase but no lateral shift in I cp results (in Figs. 4 and 5) reveal that significant N it but small N ot is created in L and L ov regions during stressing. Such a result suggests that the mechanism of V T and G mmax degradation is N it located in channel region.
Since N it created in L and L ov regions can not explain |I dlin | increase after stress, TCAD simulations are performed to evaluate the damage created in L p region. The impact ionization contour and current flow when V gs is biased under I g peak, 1st and 2nd I sub peaks are shown in Fig. 6 . Two observations are found. First, the impact ionization center at I g peak and 1st I sub peak condition is far beneath Si/SiO 2 interface. Device stressed under I g peak and 1st I sub peak condition results in small degradation because most of the current do no flow through the region where impact ionization rate is high. Second, another impact ionization center occurs near p + drain when V gs is 2nd I sub peak condition. Since significant current flows through the impact ionization center near p + drain, damage located in L p region is expected. It is inferred that the impact ionization center near p + drain causes electron trapping in L p region as the electric field at drain-side is favor for electron injection (V ds =-23V, V gs =-12V). Negative N ot increases surface hole concentration in L p region, resulting in |I dlin | increase.
According to the above analysis, Fig. 7 illustrates the degradation mechanisms in our p-type DEMOS transistors. N it in channel region causes V T and G mmax degradation, while negative N ot in L p region leads to |I dlin | increase. Fig. 8 shows |I dlin | shift of devices with various lengths in L and L p . Results show that |I dlin | increases at the beginning but |I dlin | shift is turnaround after roughly 5000 s. Such a result suggests that N it in L and L ov regions dominate the device degradation as the stress time is longer [6] .
Conclusions
Hot-carrier-induced degradation in p-type DEMOS devices is discussed. The V gs biased at 2nd I sub peak produces the most degradation. The mechanisms of device degradation are N it in L and L ov regions, as well as negative N ot in L p region. As the stress time is longer, N it in L and L ov regions dominates device degradation. 
